

# CM5 X2.1









radxa		
Size	Title: CM5	REV
A4	Page Name: 01.Cover	X2.1
Date: Wednesday, October 11, 2023	Sheet 01	of 19

# Index


Page 1	01.Cover
Page 2	02.Index
Page 3	03.Block
Page 4	04 connetor
Page 5	05 Ethernet 1000MHz
Page 6	06 Power Ext Discrete
Page 7	08 DRAM-LPDDR4 4X 200P
Page 8	09 RK3588S Power_GND
Page 9	10 RK3588S_OSC_PLL_PMUIO
Page 10	11 RK3588S DDR Controler
Page 11	12 RK3588S_Flash_SD_Controller
Page 12	13 RK3588S_USB20_USB30_DP_PHY
Page 13	14 RK3588S_SARADC_1.8V_GPIO
Page 14	15 RK3588S_MIPI_Interface
Page 15	16 RK3588S_HDMI_eDP_Interface
Page 16	17 RK3588S_PCIE2_SATA3_USB3_PHY
Page 17	18 RK3588S GPIO
Page 18	19 Power_PMIC_RK806_1
Page 19	19_eMMC

# RK3588S Block Diagram







### RGMIIRXC Delay Config.




### RGMIIVoltage Config.




### PHY Address Config.



### PHY Config.



### RSET




RGMIIPower Source	CFG_LDO[1:0]
External 3.3V (default)	2'b00
Internal 2.5V	2'b01
Internal 1.8V	2'b10
Internal 1.5V	2'b11

PHY Address	PHYAD[2:0]
0	3'b000
1 (default)	3'b001
2	3'b010
3	3'b011
4	3'b100
5	3'b101
6	3'b110
7	3'b111

Operating Mode	CFG_MODE[2:0]
UTP <=> RGMIIR (default)	3'b000
FIBER <=> RGMIIR	3'b001
UTP/FIBER <=> RGMIIR	3'b010
UTP <=> SGMII	3'b011
SGMII (PHY) <=> RGMIIR	3'b100
SGMII (MAC) <=> RGMIIR	3'b101
UTP <=> FIBER (AUTO)	3'b110
UTP <=> FIBER (FORCE)	3'b111


### 3.3V Power Supply



### DVDDRG




### RGMIIPower




- Note 1: R5 is not needed for ONLY 3.3V RGMIIR application, and DVDDRG can be connected directly to DVDD33.
- Note 2: DVDDRG must be short (or R5 must be mounted) to DVDD33 if the external RGMIIR 3.3V is selected.
- Note 3: R5 must be removed if the internal 2.5V/1.8V/1.5V RGMIIR is selected.
- Note 4: CAPs must be closed to pin29 for EMI consideration.

### Switching Regulator




- Note 1: The Trace length between L1 and RTL8211FS(-VS) Pin 30 must be within 0.5cm, C7 and C8 to L1 must be within 0.5cm.
- Note 2: Bypass CAPs close to PHY AVDD10/DVDD10 power pins.
- Note 3: Any inductance or bead except L1 is not allowed on the path from REGOUT to DVDD10/AVDD10.



### Crystal Case External clock Case




### LEDs Configuration




### SERDES




### VDD\_CPU\_BIG0




### VDD\_CPU\_BIG1




### VDD\_NPU




### VCC\_1V1\_NLDO



### VCC\_3V3\_S0











### Mechine ID




Size	Title: CM5	REV
A3	Page Name: 06_Power_Ext Discrete	X2.1
Date: Wednesday, October 11, 2023	Sheet 06 of 19	

DRAM-LPDDR4/4x\_2X32bit



# RK3588S (Power&Gnd)



The Caps between green line and U1000 should be placed under the U1000 package. Other caps should be placed close to the U1000 package.

<b>U1000T</b>			<b>U1000U</b>			<b>U1000V</b>			<b>U1000W</b>			<b>U1000X</b>			<b>U1000Y</b>			<b>U1000Z</b>			
A1 VSS_1	VSS_2	D22	G9 VSS_101	VSS_101	L3	P19 VSS_201	VSS_201	U41	AA10 VSS_301	VSS_301	AD11	AF34 VSS_401	VSS_401	AH2	AM40 VSS_501	AVSS_11	K34	AT22	VSS_54	AVSS_94	AX4
A2 VSS_3	VSS_4	D30	G10 VSS_102	VSS_102	L6	P20 VSS_202	VSS_202	U5	AA11 VSS_302	VSS_302	AD12	AF35 VSS_402	VSS_402	AI16	K35 VSS_502	AVSS_12	K35	AT23	VSS_55	AVSS_95	AX5
A3 VSS_5	VSS_6	D32	G11 VSS_103	VSS_103	L10	P21 VSS_203	VSS_203	U6	AA12 VSS_303	VSS_303	AD13	AF36 VSS_403	VSS_403	AI17	K36 VSS_503	AVSS_13	K36	AT24	VSS_56	AVSS_96	AX6
A4 VSS_7	VSS_8	D33	G12 VSS_104	VSS_104	L14	P22 VSS_204	VSS_204	U7	AA13 VSS_304	VSS_304	AD14	AF37 VSS_404	VSS_404	AI18	K37 VSS_504	AVSS_14	K37	AT25	VSS_57	AVSS_97	AX7
A5 VSS_9	VSS_10	D34	G13 VSS_105	VSS_105	L18	P23 VSS_205	VSS_205	U8	AA14 VSS_305	VSS_305	AD15	AF38 VSS_405	VSS_405	AI19	K38 VSS_505	AVSS_15	K38	AT26	VSS_58	AVSS_98	AX8
A6 VSS_11	VSS_12	D35	G14 VSS_106	VSS_106	L22	P24 VSS_206	VSS_206	U9	AA15 VSS_306	VSS_306	AD16	AF39 VSS_406	VSS_406	AI20	K39 VSS_506	AVSS_16	K39	AT27	VSS_59	AVSS_99	AX9
A7 VSS_13	VSS_14	D36	G15 VSS_107	VSS_107	L26	P25 VSS_207	VSS_207	U10	AA16 VSS_307	VSS_307	AD17	AF40 VSS_407	VSS_407	AI21	K40 VSS_507	AVSS_17	K40	AT28	VSS_60	AVSS_100	AX10
A8 VSS_15	VSS_16	D37	G16 VSS_108	VSS_108	L30	P26 VSS_208	VSS_208	U11	AA17 VSS_308	VSS_308	AD18	AF41 VSS_408	VSS_408	AI22	K41 VSS_508	AVSS_18	K41	AT29	VSS_61	AVSS_101	AX11
A9 VSS_17	VSS_18	D38	G17 VSS_109	VSS_109	L34	P27 VSS_209	VSS_209	U12	AA18 VSS_309	VSS_309	AD19	AF42 VSS_409	VSS_409	AI23	K42 VSS_509	AVSS_19	K42	AT30	VSS_62	AVSS_102	AX12
A10 VSS_19	VSS_20	D39	G18 VSS_110	VSS_110	L38	P28 VSS_210	VSS_210	U13	AA19 VSS_310	VSS_310	AD20	AF43 VSS_410	VSS_410	AI24	K43 VSS_510	AVSS_20	K43	AT31	VSS_63	AVSS_103	AX13
A11 VSS_21	VSS_22	D40	G19 VSS_111	VSS_111	L42	P29 VSS_211	VSS_211	U14	AA20 VSS_311	VSS_311	AD21	AF44 VSS_411	VSS_411	AI25	K44 VSS_511	AVSS_21	K44	AT32	VSS_64	AVSS_104	AX14
A12 VSS_23	VSS_24	D41	G20 VSS_112	VSS_112	L46	P30 VSS_212	VSS_212	U15	AA21 VSS_312	VSS_312	AD22	AF45 VSS_412	VSS_412	AI26	K45 VSS_512	AVSS_22	K45	AT33	VSS_65	AVSS_105	AX15
A13 VSS_25	VSS_26	D42	G21 VSS_113	VSS_113	L50	P31 VSS_213	VSS_213	U16	AA22 VSS_313	VSS_313	AD23	AF46 VSS_413	VSS_413	AI27	K46 VSS_513	AVSS_23	K46	AT34	VSS_66	AVSS_106	AX16
A14 VSS_27	VSS_28	D43	G22 VSS_114	VSS_114	L54	P32 VSS_214	VSS_214	U17	AA23 VSS_314	VSS_314	AD24	AF47 VSS_414	VSS_414	AI28	K47 VSS_514	AVSS_24	K47	AT35	VSS_67	AVSS_107	AX17
A15 VSS_29	VSS_30	D44	G23 VSS_115	VSS_115	L58	P33 VSS_215	VSS_215	U18	AA24 VSS_315	VSS_315	AD25	AF48 VSS_415	VSS_415	AI29	K48 VSS_515	AVSS_25	K48	AT36	VSS_68	AVSS_108	AX18
A16 VSS_31	VSS_32	D45	G24 VSS_116	VSS_116	L62	P34 VSS_216	VSS_216	U19	AA25 VSS_316	VSS_316	AD26	AF49 VSS_416	VSS_416	AI30	K49 VSS_516	AVSS_26	K49	AT37	VSS_69	AVSS_109	AX19
A17 VSS_33	VSS_34	D46	G25 VSS_117	VSS_117	L66	P35 VSS_217	VSS_217	U20	AA26 VSS_317	VSS_317	AD27	AF50 VSS_417	VSS_417	AI31	K50 VSS_517	AVSS_27	K50	AT38	VSS_70	AVSS_110	AX20
A18 VSS_35	VSS_36	D47	G26 VSS_118	VSS_118	L70	P36 VSS_218	VSS_218	U21	AA27 VSS_318	VSS_318	AD28	AF51 VSS_418	VSS_418	AI32	K51 VSS_518	AVSS_28	K51	AT39	VSS_71	AVSS_111	AX21
A19 VSS_37	VSS_38	D48	G27 VSS_119	VSS_119	L74	P37 VSS_219	VSS_219	U22	AA28 VSS_319	VSS_319	AD29	AF52 VSS_419	VSS_419	AI33	K52 VSS_519	AVSS_29	K52	AT40	VSS_72	AVSS_112	AX22
A20 VSS_39	VSS_40	D49	G28 VSS_120	VSS_120	L78	P38 VSS_220	VSS_220	U23	AA29 VSS_320	VSS_320	AD30	AF53 VSS_420	VSS_420	AI34	K53 VSS_520	AVSS_30	K53	AT41	VSS_73	AVSS_113	AX23
A21 VSS_41	VSS_42	D50	G29 VSS_121	VSS_121	L82	P39 VSS_221	VSS_221	U24	AA30 VSS_321	VSS_321	AD31	AF54 VSS_421	VSS_421	AI35	K54 VSS_521	AVSS_31	K54	AT42	VSS_74	AVSS_114	AX24
A22 VSS_43	VSS_44	D51	G30 VSS_122	VSS_122	L86	P40 VSS_222	VSS_222	U25	AA31 VSS_322	VSS_322	AD32	AF55 VSS_422	VSS_422	AI36	K55 VSS_522	AVSS_32	K55	AT43	VSS_75	AVSS_115	AX25
A23 VSS_45	VSS_46	D52	G31 VSS_123	VSS_123	L90	P41 VSS_223	VSS_223	U26	AA32 VSS_323	VSS_323	AD33	AF56 VSS_423	VSS_423	AI37	K56 VSS_523	AVSS_33	K56	AT44	VSS_76	AVSS_116	AX26
A24 VSS_47	VSS_48	D53	G32 VSS_124	VSS_124	L94	P42 VSS_224	VSS_224	U27	AA33 VSS_324	VSS_324	AD34	AF57 VSS_424	VSS_424	AI38	K57 VSS_524	AVSS_34	K57	AT45	VSS_77	AVSS_117	AX27
A25 VSS_49	VSS_50	D54	G33 VSS_125	VSS_125	L98	P43 VSS_225	VSS_225	U28	AA34 VSS_325	VSS_325	AD35	AF58 VSS_425	VSS_425	AI39	K58 VSS_525	AVSS_35	K58	AT46	VSS_78	AVSS_118	AX28
A26 VSS_51	VSS_52	D55	G34 VSS_126	VSS_126	L102	P44 VSS_226	VSS_226	U29	AA35 VSS_326	VSS_326	AD36	AF59 VSS_426	VSS_426	AI40	K59 VSS_526	AVSS_36	K59	AT47	VSS_79	AVSS_119	AX29
A27 VSS_53	VSS_54	D56	G35 VSS_127	VSS_127	L106	P45 VSS_227	VSS_227	U30	AA36 VSS_327	VSS_327	AD37	AF60 VSS_427	VSS_427	AI41	K60 VSS_527	AVSS_37	K60	AT48	VSS_80	AVSS_120	AX30
A28 VSS_55	VSS_56	D57	G36 VSS_128	VSS_128	L110	P46 VSS_228	VSS_228	U31	AA37 VSS_328	VSS_328	AD38	AF61 VSS_428	VSS_428	AI42	K61 VSS_528	AVSS_38	K61	AT49	VSS_81	AVSS_121	AX31
A29 VSS_57	VSS_58	D58	G37 VSS_129	VSS_129	L114	P47 VSS_229	VSS_229	U32	AA38 VSS_329	VSS_329	AD39	AF62 VSS_429	VSS_429	AI43	K62 VSS_529	AVSS_39	K62	AT50	VSS_82	AVSS_122	AX32
A30 VSS_59	VSS_60	D59	G38 VSS_130	VSS_130	L118	P48 VSS_230	VSS_230	U33	AA39 VSS_330	VSS_330	AD40	AF63 VSS_430	VSS_430	AI44	K63 VSS_530	AVSS_40	K63	AT51	VSS_83	AVSS_123	AX33
A31 VSS_61	VSS_62	D60	G39 VSS_131	VSS_131	L122	P49 VSS_231	VSS_231	U34	AA40 VSS_331	VSS_331	AD41	AF64 VSS_431	VSS_431	AI45	K64 VSS_531	AVSS_41	K64	AT52	VSS_84	AVSS_124	AX34
A32 VSS_63	VSS_64	D61	G40 VSS_132	VSS_132	L126	P50 VSS_232	VSS_232	U35	AA41 VSS_332	VSS_332	AD42	AF65 VSS_432	VSS_432	AI46	K65 VSS_532	AVSS_42	K65	AT53	VSS_85	AVSS_125	AX35
A33 VSS_65	VSS_66	D62	G41 VSS_133	VSS_133	L130	P51 VSS_233	VSS_233	U36	AA42 VSS_333	VSS_333	AD43	AF66 VSS_433	VSS_433	AI47	K66 VSS_533	AVSS_43	K66	AT54	VSS_86	AVSS_126	AX36
A34 VSS_67	VSS_68	D63	G42 VSS_134	VSS_134	L134	P52 VSS_234	VSS_234	U37	AA43 VSS_334	VSS_334	AD44	AF67 VSS_434	VSS_434	AI48	K67 VSS_534	AVSS_44	K67	AT55	VSS_87	AVSS_127	AX37
A35 VSS_69	VSS_70	D64	G43 VSS_135	VSS_135	L138	P53 VSS_235	VSS_235	U38	AA44 VSS_335	VSS_335	AD45	AF68 VSS_435	VSS_435	AI49	K68 VSS_535	AVSS_45	K68	AT56	VSS_88	AVSS_128	AX38
A36 VSS_71	VSS_72	D65	G44 VSS_136	VSS_136	L142	P54 VSS_236	VSS_236	U39	AA45 VSS_336	VSS_336	AD46	AF69 VSS_436	VSS_436	AI50	K69 VSS_536	AVSS_46	K69	AT57	VSS_89	AVSS_129	AX39
A37 VSS_73	VSS_74	D66	G45 VSS_137	VSS_137	L146	P55 VSS_237	VSS_237	U40	AA46 VSS_337	VSS_337	AD47	AF70 VSS_437	VSS_437	AI51	K70 VSS_537	AVSS_47	K70	AT58	VSS_90	AVSS_130	AX40
A38 VSS_75	VSS_76	D67	G46 VSS_138	VSS_138	L150	P56 VSS_238	VSS_238	U41	AA47 VSS_338	VSS_338	AD48	AF71 VSS_438	VSS_438	AI52	K71 VSS_538	AVSS_48	K71	AT59	VSS_91	AVSS_131	AX41
A39 VSS_77	VSS_78	D68	G47 VSS_139	VSS_139	L154	P57 VSS_239	VSS_239	U42	AA48 VSS_339	VSS_339	AD49	AF72 VSS_439	VSS_439	AI53	K72 VSS_539	AVSS_49	K72	AT60	VSS_92	AVSS_132	AX42
A40 VSS_79	VSS_80	D69	G48 VSS_140	VSS_140	L158	P58 VSS_240	VSS_240	U43	AA49 VSS_340	VSS_340	AD50	AF73 VSS_440	VSS_440	AI54	K73 VSS_540	AVSS_50	K73	AT61	VSS_93	AVSS_133	AX43
A41 VSS_81	VSS_82	D70	G49 VSS_141	VSS_141	L162	P59 VSS_241	VSS_241	U44	AA50 VSS_341	VSS_341	AD51	AF74 VSS_441	VSS_441	AI55	K74 VSS_541	AVSS_51	K74	AT62	VSS_94	AVSS_134	AX44
A42 VSS_83	VSS_84	D71	G50 VSS_142	VSS_142	L166	P60 VSS_242	VSS_242	U45	AA51 VSS_342	VSS_342	AD52	AF75 VSS_442	VSS_442	AI56	K75 VSS_542	AVSS_52	K75	AT63	VSS_95	AVSS_135	AX45
A43 VSS_85	VSS_86	D72	G51 VSS_143	VSS_143	L170	P61 VSS_243	VSS_243	U46	AA52 VSS_343	VSS_343	AD53	AF76 VSS_443	VSS_443	AI57	K76 VSS_543	AVSS_53	K76	AT64	VSS_96	AVSS_136	AX46
A44 VSS_87	VSS_88	D73	G52 VSS_144	VSS_144	L174	P62 VSS_244	VSS_244	U47	AA53 VSS_344	VSS_344	AD54	AF77 VSS_444	VSS_444	AI58	K77 VSS_544	AVSS_54	K77	AT65	VSS_97	AVSS_137	AX47
A45 VSS_89	VSS_90	D74	G53 VSS_145	VSS_145	L178	P63 VSS_245	VSS_245	U48	AA54 VSS_345	VSS_345	AD55	AF78 VSS_445	VSS_445	AI59	K78 VSS_545	AVSS_55	K78	AT66	VSS_98	AVSS_138	AX48
A46 VSS_91	VSS_92	D75	G54 VSS_146	VSS_146	L182	P64 VSS_246	VSS_246	U49	AA55 VSS_346	VSS_346	AD56	AF79 VSS_446	VSS_446	AI60	K79 VSS_546	AVSS_56	K79	AT67	VSS_99	AVSS_139	AX49
A47 VSS_93	VSS_94	D76	G55 VSS_147	VSS_147	L186	P65 VSS_247	VSS_247	U50	AA56 VSS_347	VSS_347	AD57	AF80 VSS_447	VSS_447	AI61	K80 VSS_547	AVSS_57	K80	AT68	VSS_100	AVSS_140	AX50
A48 VSS_95	VSS_96	D77	G56 VSS_148	VSS_148	L190	P66 VSS_248	VSS_248	U51	AA57 VSS_348	VSS_348	AD58	AF81 VSS_448	VSS_448	AI62	K81 VSS_548	AVSS_58	K81	AT69			
A49 VSS_97	VSS_98	D78	G57 VSS_149	VSS_149	L194	P67 VSS_249	VSS_249	U52	AA58 VSS_349	VSS_349	AD59	AF82 VSS_449	VSS_449	AI63	K82 VSS_549	AVSS_59	K82	AT70			
A50 VSS_99	VSS_100	D79	G58 VSS_150	VSS_150	L198	P68 VSS_250	VSS_250	U53	AA59 VSS_350	VSS_350	AD60	AF83 VSS_450	VSS_450	AI64	K83 VSS_550	AVSS_60	K83	AT71			





# RK3588S (OSC/PLL/PMUIO1)

**Note:**  
Adjusted the load capacitance according to the crystal specification



The CL is the load capacitance of the crystal that is recommended by the crystal vendors to obtain target clock frequency.

$CL = \{CL1 * CL2 / (CL1 + CL2)\} + PCB \text{ strays}$   
Total CL = 12pF

**Note:**  
The Caps between green line and U1000 should be placed under the U1000 package. Other caps should be placed close to the U1000 package




# RK3588S (PMUIO2)




Size	Title: CM5	REV
A3	Page Name: 10_RK3588S_OSC_PLL_PMUIO	X2.1
Date: Wednesday, October 11, 2023	Sheet 09	of 19

# RK3588S (DDR PHY)


U1000A RK3588S



U1000B RK3588S




## DDR FILTER




Size	Title	CM5	REV
A3	Page Name:	11_RK3588S_DDR_Controller	X2.1
Date:	Wednesday, October 11, 2023	Sheet	10 of 19

# RK3588S (EMMCIO Domain)



# RK3588S (VCCIO2 Domain)



**Note:**  
Caps of between dashed green lines and U1000 should be placed under the U1000 package

# RK3588S (USB3.0/DP1.4)

## USB30/DP1.4 Alt Mode Configuration

Option1	DP x4Lane	DP_TX_Lane0-3
Option2	TYPE-C x4Lane	SSTX 1P/1N SSTX 2P/2N SSRX 1P/1N SSRX 2P/2N
Option3	USB30X2Lane+DPX2Lane	USB30:SSTX 1P/1N SSRX 1P/1N DP: Lane2 Lane3
Option4	USB30X2Lane+DPX2Lane	USB30:SSTX 2P/2N SSRX 2P/2N DP: Lane0 Lane1


DP Lane Swap Off:  
Lane0/1/2/3\_TXdata mapping to Lane0/1/2/3\_TXDP/N  
Swap On:  
Lane0/1/2/3\_TXdata mapping to Lane2/3/0/1\_TXDP/N

U1000L RK3588S

### USB 3.0 OTG of TYPEC0 /DP1.4 ALT


USB:U3/Gen1  
DP:RBR/HBR/HBR2/HBR3

#### POWER



TYPE-C&DP MUX Differential Pair:  
DATE:95 Ohm +/-10%  
For Typec

USB30 Differential Pair: DP Differential Pair:  
DATE:90 Ohm +/-10% DATE:100 Ohm +/-10%



**Do not delete!!!**  
If TYPEC0 is not used:  
Signal:leave floating  
REXT:8.2K ohm 1% resistor must be connected externally  
Power: Must supply power


# RK3588S (USB2.0)

U1000K RK3588S

### USB2.0 OTG of TYPEC0

HS/FS/LS

Download Port



### USB2.0 HOST0

HS/FS/LS




### USB2.0 HOST1

HS/FS/LS



### USB2.0 POWER

USB20\_DVDD\_0V75\_1  
USB20\_DVDD\_0V75\_2



USB20 Differential Pair:  
DATE:90 Ohm +/-10%

**Note:**  
The USB20\_VBUSDET pin internal has a pull-down resistance(40K ohm) to ground,The resistance creates a voltage with the external series 24K ohm resistor.The VBUSDETpin voltage range <=3.3V.

**Note:**  
**TYPEC0\_USB20\_OTG:**  
DP/DM:Must used for download  
ID:According to demand,if not used,Leave floating  
VBUSDET:Must provide  
REXT:200ohm 1% resistor must be connected externally  
Power: Must supply power


**USB20\_HOST0/USB20\_HOST1:**  
If not used:  
DP/DM:Leave floating  
REXT:Leave floating

**Note:**  
Caps of between dashed green lines and U1000 should be placed under the U1000 package




Size	Title:	CM5	REV
A3	Page Name:	13_RK3588S_USB20_USB30_DP_PHY	X2.1
Date:	Wednesday, October 11, 2023	Sheet	12 of 19

# RK3588S (SARADC/OTP/TSADC)




## BOOT MODE CONFIG




Item	Rup	Rdown	ADC	BOOT MODE(saradc_in5)
LEVEL1	DNP	100K	0	USB (Maskrom mode)
LEVEL2	100K	20K	682	SD Card-USB
LEVEL3	100K	51K	1365	EMMC-USB
LEVEL4	100K	100K	2047	FSPI M0-USB
LEVEL5	100K	200K	2730	FSPI M1-USB
LEVEL6	100K	499K	3412	FSPI M2-USB
LEVEL7	100K	NC	4095	FSPI M2-FSPI M0-EMMC -SD Card-USB

## BOARD ID CONFIG



Item	Rup	Rdown	ADC	VERSION
LEVEL1	DNP	100K	0	V1.0
LEVEL2	100K	20K	682	V2.0
LEVEL3	100K	51K	1365	V3.0
LEVEL4	100K	100K	2047	V4.0
LEVEL5	100K	200K	2730	V5.0
LEVEL6	100K	499K	3412	V6.0
LEVEL7	100K	DNP	4095	V7.0

# RK3588S (VCCIO1 Domain)




**Note:**  
Caps of between dashed green lines and U1000 should be placed under the U1000 package



# RK3588S (MIPI\_DPHY CSI0 RX)

U1000N\_RK3588S

## MIPI DPHY CSI\_RX Port0



Option1	Sensor1 x4Lane	MIPI_CSI_RX_D0-3 MIPI_CSI_RX_CLK0
Option2	Sensor1 x2Lane + Sensor2 x2Lane	MIPI_CSI_RX_D0-1 MIPI_CSI_RX_CLK0  MIPI_CSI_RX_D2-3 MIPI_CSI_RX_CLK1


**Note:**  
When in single clock lane mode, CLK0P/0N is the clock lane from Data lane0 to Data lane3, but clock lane1 is invalid; In dual clock lanes mode, CLK0P/0N is the clock lane of Data lane0 and Data lane1, while CLK1P/1N is the clock lane of Data lane2 and Data lane3.

**Note:**  
Caps of between dashed green lines and U1000 should be placed under the U1000 package

# RK3588S (MIPI\_D/C PHY0)

U1000D\_RK3588S


## MIPI D/C-PHY DSI\_TX Port0



## MIPI D/C-PHY CSI\_RX Port0




## Power




# RK3588S (MIPI\_D/C PHY1)

U1000P\_RK3588S


## MIPI D/C-PHY DSI\_TX Port1



## MIPI D/C-PHY CSI\_RX Port1



## Power



TX and RX port must work in the same mode, DPHY or CPHY

TX and RX port must work in the same mode DPHY or CPHY

# RK3588S (HDMI2.1 TX/eDP1.3 TX)

**Note:**



The HDMI2.1 trace length is less than 100mm.  
The HDMI2.1 differential trace impedance is 100 OHM.

U1000Q


**HDMI TX/eDP1.3 MUX Port0**

HDMI:V2.1 12Gbps  
eDP: V1.3 5.4Gbps

**HDMI TX0  
100 Ohm ±10%**



**POWER**



**Note:**  
If not used:  
Signal: leave floating  
Power: Floating or tie to VSS


**Note:**  
Caps of between dashed green lines and U1000 should be placed under the U1000 package

RK3588S



Size	Title: CM5	REV
A4	Page Name: 16_RK3588S_HDMI_eDP_Interface	X2.1
Date: Wednesday, October 11, 2023	Sheet 15 of 19	

# RK3588S (PCIE20/SATA30/USB30)



**CLK Differential Pair:**  
 100 Ohm±10%

**DATA Differential Pair:**  
 PCIE20: 85 Ohm±10%  
 SATA30: 100 Ohm±10%  
 USB30: 90ohm±10%

**Note:**  
 If not used:  
 Signal:leave floating  
 Power: Tie to VSS

**Note:**  
 Caps of between dashed green lines and U1000  
 should be placed under the U1000 package

RK3588S


## PCIE2.0 PHY

Controller Name	Data & Clk Lane Configure		Control GPIO
	CLK LANE	DATA LANE	
PCIE20X1_1 RC	PCIE20_2_REFCLKP PCIE20_2_REFCLKN	PCIE20_2_TX PCIE20_2_RX	PCIE20X1_1_CLKREQ_M* PCIE20X1_1_WAKEN_M* PCIE20X1_1_PERSTN_M* PCIE20X1_1_BUTTON_RSTN
PCIE20X1_2 RC	PCIE20_0_REFCLKP PCIE20_0_REFCLKN	PCIE20_0_TX PCIE20_0_RX	PCIE20X1_2_CLKREQ_M* PCIE20X1_2_WAKEN_M* PCIE20X1_2_PERSTN_M* PCIE20X1_2_BUTTON_RSTN







# RK3588S (VCCIO4 Domain)



# RK3588S (VCCIO6 Domain)




# RK3588S (VCCIO5 Domain)



Size	Title	REV
A2	CM5	X2.1
Date:	Page Name:	Sheet
Wednesday, October 11, 2023	18_RK3588S GPIO	17 of 19

# PMIC1 RK806-1



**IF TVS UNMOUNTED, ESD OR SURGE SHOULD BE DAMAGE THE PMIC!!!**

This device must be mounted. Replacing TVS mode is not recommended, if must, please choose the same specifications


Operating Supply Voltage : 5.5V (5.25-6V)  
 Peak/Inrush Current : >10A (Vgsr/20us)  
 Surge Clamping Voltage: <6.5V

**DO NOT DELETE IT!**




# PMIC RK806-1 BUCK


Default: 0.85V  
 Low frequency: 0.85V -> 0.75V





# PMIC RK806-1 Manager



# PMIC RK806-1 LDO



# eMMC

Size	Title:	CM5	REV
A3	Page Name:	19_eMMC	X2.1
Date:	Wednesday, October 11, 2023	Sheet	19 of 19