




Radxa CM5


schematic

V2.21





Index

Page 1	01.Cover
Page 2	02.Index
Page 3	03.Block
Page 4	04 connetor
Page 5	05 Ethernet 1000MHz
Page 6	06 Power Ext Discrete
Page 7	08 DRAM-LPDDR4 4X 200P
Page 8	09 RK3588S2 Power_GND
Page 9	10 RK3588S2 OSC_PLL_PMUIO
Page 10	11 RK3588S2 DDR Controler
Page 11	12 RK3588S2 Flash_SD_Controller
Page 12	13 RK3588S2_USB20_USB30_DP_PHY
Page 13	14 RK3588S2_SARADC_1.8V_GPIO
Page 14	15 RK3588S2_MIPI_Interface
Page 15	16 RK3588S2_HDMI_eDP_Interface
Page 16	17 RK3588S2_PCIE2_SATA3_USB3_PHY
Page 17	18 RK3588S2 GPIO
Page 18	19 Power_PMIC_RK806_1
Page 19	19_eMMC


		
Size	Title: CM5	REV
A4	Page Name: 02_INDEX	V2.2
Date: Monday, March 25, 2024	Sheet 02 of 19	

CM5 Block Diagram







RGMII RXC Delay Config.




RGMII Voltage Config.




PHY Address Config.




PHY Config.



SERDES (NC)



3.3V Power Supply




RSET



RG MII Power Source	CFG_LDO[1:0]
External 3.3V (default)	2'b00
Internal 2.5V	2'b01
Internal 1.8V	2'b10
Internal 1.5V	2'b11

PHY Address	PHYAD[2:0]
0	3'b000
1 (default)	3'b001
2	3'b010
3	3'b011
4	3'b100
5	3'b101
6	3'b110
7	3'b111


Operating Mode	CFG_MODE[2:0]
UTP <=> RGMII (default)	3'b000
FIBER <=> RGMII	3'b001
UTP/FIBER <=> RGMII	3'b010
UTP <=> SGMII	3'b011
SGMII (PHY) <=> RGMII	3'b100
SGMII (MAC) <=> RGMII	3'b101
UTP <=> FIBER (AUTO)	3'b110
UTP <=> FIBER (FORCE)	3'b111




RG MII Power






Switching Regulator




Crystal Case External clock Case




LEDs Configuration




VDD_CPU_BIG0




VDD_CPU_BIG1




VDD_NPU




VCC_1V1_NLDO



VCC_3V3_S0










Mechine ID




Size	Title: CM5	REV
A3	Page Name: 06_Power_Ext_Discrete	V2.2
Date: Monday, March 25, 2024	Sheet 06 of 19	


DRAM-LPDDR4/4x_2X32bit




RK3588S2 (Power&Gnd)



RK3588S2








Size	Title: CM5	REV
A2	Page Name: 09_RK3588S2_Power_GND	V2.2
Date: Monday, March 26, 2024	Sheet: 06	of 19



RK3588S2 (OSC/PLL/PMUIO1)

U1000E RK3588S2



RK3588S2 (PMUIO2)


U1000F RK3588S2




Size	Title: CM5	REV
A3	Page Name: 10_RK3588S_OSC_PLL_PMUIO	V2.2
Date: Monday, March 25, 2024	Sheet 09 of 19	

RK3588S2 (DDR PHY)


U1000A RK3588S2



U1000B RK3588S2




DDR FILTER




Size	Title: CM5	REV
A3	Page Name: 11_RK3588S_DDR_Controller	V2.2
Date: Monday, March 25, 2024	Sheet 10 of 19	

RK3588S2 (EMMCIO Domain)




RK3588S2 (VCCIO2 Domain)




radxa

Size	Title: CM5	REV
A3	Page Name: 12_RK3588S_Flash_SD_Controller	V2.2
Date: Monday, March 25, 2024	Sheet 11 of 19	


RK3588S2 (USB3.0/DP1.4)



RK3588S2 (USB2.0)



RK3588S2 (SARADC/OTP/TSADC)




BOOT MODE CONFIG

Item	Rup	Rdown	ADC	BOOT MODE(saradc_in5)
LEVEL1	DNP	100K	0	USB (Maskrom mode)
LEVEL2	100K	20K	682	SD Card-USB
LEVEL3	100K	51K	1365	EMMC-USB
LEVEL4	100K	100K	2047	FSPI M0-USB
LEVEL5	100K	200K	2730	FSPI M1-USB
LEVEL6	100K	499K	3412	FSPI M2-USB
LEVEL7	100K	NC	4095	FSPI M2-FSPI M0-EMMC -SD Card-USB

BOARD ID CONFIG

Item	Rup	Rdown	ADC	VERSION
LEVEL1	DNP	100K	0	V1.0
LEVEL2	100K	20K	682	V2.0
LEVEL3	100K	51K	1365	V3.0
LEVEL4	100K	100K	2047	V4.0
LEVEL5	100K	200K	2730	V5.0
LEVEL6	100K	499K	3412	V6.0
LEVEL7	100K	DNP	4095	V7.0

RK3588S2 (VCCIO1 Domain)





RK3588S2 (MIPI_DPHY CSI0 RX)

U10000_RK3588S2

MIPI DPHY CSI_RX Port0

MIPI V1.2
2.5Gbps




RK3588S2 (MIPI_D/C PHY0)

U10000_RK3588S2

MIPI D/C-PHY DSI_TX Port0

D-PHY:V2.0
4.5Gbps/Lane
C-PHY:V1.1
5.7Gbps/Trio




MIPI D/C-PHY CSI_RX Port0

D-PHY:V2.0
4.5Gbps/Lane
C-PHY:V1.1
5.7Gbps/Trio



Power




RK3588S2 (MIPI_D/C PHY1)

U10000_RK3588S2


MIPI D/C-PHY DSI_TX Port1

D-PHY:V2.0
4.5Gbps/Lane
C-PHY:V1.1
5.7Gbps/Trio




MIPI D/C-PHY CSI_RX Port1

D-PHY:V2.0
4.5Gbps/Lane
C-PHY:V1.1
5.7Gbps/Trio




Power



radxa

RK3588S2 (HDMI2.1 TX/eDP1.3 TX)




RK3588S2




Size	Title: CM5	REV
A4	Page Name: 16_RK3588S_HDMI_eDP_Interface	V2.2
Date: Monday, March 25, 2024	Sheet 15 of 19	


RK3588S2 (PCIE20/SATA30/USB30)




RK3588S2 (VCCIO4 Domain)





RK3588S2 (VCCIO6 Domain)




RK3588S2 (VCCIO5 Domain)




PMIC1 RK806-1




PMIC RK806-1 BUCK



PMIC RK806-1 Manager



PMIC RK806-1 LDO



eMMC

