




NIO 12L


		REV
		X1.2
Size	Title: NIO 12	
C	Page Name: Cover	
Date: Wednesday, November 01, 2023	Sheet	01 of 34

NIO 12L Index

Page 1	01_Cover
Page 2	02_Index
Page 3	03_Block Diagram
Page 4	04_BB_POWER_PDN
Page 5	05_BB_POWER_IO
Page 6	06_BB_1
Page 7	07_BB_2
Page 8	08_BB_3
Page 9	09_BB_4
Page 10	10_AUXADC_SD Card
Page 11	11_PMIC_MT6365_Buck
Page 12	12_PMIC_MT6365_LDO
Page 13	13_PMIC_MT6365_General
Page 14	14_PMIC_MT6365_Clock
Page 15	15_PMIC_MT6365_AUDIO
Page 16	16_PMIC_MT6315_0_GPU
Page 17	17_PMIC_MT6315_1_CPU-B
Page 18	18_PMIC_MT6360_BUCK_LDO
Page 19	19_PMIC_MT6360_General
Page 20	20_PMIC_MT6360_Charger
Page 21	21_DC IN & Powers
Page 22	22_Memory_LPDDR4X
Page 23	23_Discrete_UFS_eMMC
Page 24	24_Earphone
Page 25	25_HDMI TX/RX Port
Page 26	26_MIPI DSI DISPLAY
Page 27	27_Type C_DP
Page 28	28_USB_HUB(VL805)
Page 29	29_USB3.0
Page 30	30_PCIE_MT7921
Page 31	31_RGMII Ethernet
Page 32	32_40PIN_Connector
Page 33	33_Camera1/2
Page 34	34_Key_LED








U1-6
MT8395

PERI_A


PERI_D

PLL_VDD


MT8395_Discrete_LP4x_0705



Note: 1





Note: 2



Note: 3

- 27 DP_LN0_TXN <<< DP_LN0_TXN AH35
- 27 DP_LN0_TXP <<< DP_LN0_TXP AG35
- 27 DP_LN1_TXN <<< DP_LN1_TXN AJ37
- 27 DP_LN1_TXP <<< DP_LN1_TXP AJ36
- 27 DP_LN2_TXN <<< DP_LN2_TXN AK34
- 27 DP_LN2_TXP <<< DP_LN2_TXP AJ34
- 27 DP_LN3_TXN <<< DP_LN3_TXN AL33
- 27 DP_LN3_TXP <<< DP_LN3_TXP AL32
- 27 DPALUXN <<< DPALUXN AG31
- 27 DPALUXP <<< DPALUXP AG30



Schematic design notice:

Note 1: "PWRAP_SPI_CSN" and "AUD_DAT_MOSI0" pin features in trapping pin to enable JTAG.

PWRAP_SPI_CSN	AUD_DAT_MOSI0	AP JTAG	ADSP or SCP JTAG
H (Default)	L (Default)	N/A	N/A
H	H (by external PU)	DMIC2_SCK, PCM_DO PCM_CLK, PCM_DI PCM_SYNC	N/A
L (by external PD)	L	MSDC1_CLK, MSDC1_CMD, MSDC1_DAT0, MSDC1_DAT1, MSDC1_DAT2	ADSP JTAG: PCIE_WAKE_N, PCIE_PERASET_N, PCIE_CLKREQ_N CMMRST, CMMPPDN
L (by external PD)	H (by external PU)	MSDC1_CLK, MSDC1_CMD, MSDC1_DAT0, MSDC1_DAT1, MSDC1_DAT2	SCP JTAG: SPIM1_CSB, SPIM1_CLK SPIM1_MO, SPIM1_MI USB_DRV_VBUS_1P


Note 2: "AUD_SYNC_MOSI" and "AUD_CLK_MOSI" pin features in trapping pin to booting (eMMC/UFS/SPI NOR).

AUD_SYNC_MOSI	AUD_CLK_MOSI	Storage Booting
L (Default)	L (Default)	Only eMMC boot
L	H (by external PU)	Only UFS boot
H (by external PD)	L	Only SPI NAND boot
H (by external PD)	H (by external PU)	Only SPI NOR boot

Note 3: "AUD_DAT_MISO1" is trapping pin to select VEMC Voltage.


AUD_DAT_MISO1	VEMC Voltage
L (Default)	VEMC=3.0V
H (by external PU)	VEMC=2.5V



Size: Title: NIO 12L REV
 Page Name: BB_1 K1.2
 Date: Wednesday, November 01, 2023 Sheet 06 of 34






JTAG


DBG_JTCK0	TP4406	TP_20_mil	MSDC1_CLK_R
DBG_JTMS0	TP4407	TP_20_mil	MSDC1_CMD_R
DBG_JTDI0	TP4408	TP_20_mil	MSDC1_DAT0_R
DBG_JTDO0	TP4409	TP_20_mil	MSDC1_DAT1_R
DBG_JTRST0N	TP4410	TP_20_mil	MSDC1_DAT2_R


















MT6365IAW
MT6365-WFPGA203P0.35B0.225.98X5.62




Option(NC)










MT6315 4-Phase Buck






MT6315 4-Phase Buck





LDO1	Touch	3V
LDO2	PANEL	1.8V
LDO3	VMC	
LDO5	VMCH	
LDO6	TBD	
LDO7	VMDDR_EN	








Schematic design notice of "28_POWER_MT6360_Charger" page.

Note 28-1: For better ESD & surge performance we need choose suitable device for system protection. Please refer to the latest version of [Surge device selection guide] provided by MTK.



5V DC IN/SYSTEM Power





LP4X DRAM: VMDDR(0.75V)



LP4X DRAM: VDD1 (1.8V)







Schematic design notice of "44_Memory_eMMC_LPDDR4X"

Note 44-1: Please refer to power supply related page select LDO7_VOUT / BUCK1_LX output voltage properly for LPDDR4X


Note 44-2: DRAM ZQx resistor = 240ohm (1%) that must be connected to VDDQ,

Note 44-3: VDD2 VDDQ decoupling cap: closed to DRAM ball.
 For other cap for PMIC (>10uF, at PMIC page); please also refer to MMD and layout guide for placement.


Size	Title:	NIO 12L	REV
C	Page Name:	Memory_LPDDR4X	K1.2
Date:	Friday, December 15, 2023	Sheet	22 of 34



Earphone Audio (PMIC)






Earphone Microphone (PMIC)













radxa




HDMI TX with eARC







HDMI RX













Type C









USB 3.0 Connector 1






USB 3.0 Connector 2









USB 3.0 Connector 3















USB 3.0 Connector 4









40 Pin Connector







CAMERA1




CAMERA2




Power Key




Download Key/Vol +




LED



Home Key/Vol -



HOLE



MARK

