


# Table of Content

Page 1	01.Index and Notes
Page 2	02.Block Diagram
Page 3	03.Power Tree
Page 4	04.System Power Sequence
Page 5	05.CONNECT
Page 6	06.PCIE-PCIE2.0_Slot-Ekey
Page 7	07.PCIE-PCIE3.0_Slot-Mkey
Page 8	08.VI-HDMI2.0 RX
Page 9	09.USB2HUB
Page 10	10.RK3588_Power/GND
Page 11	11.RK3588_OSC/PLL/PMU/O
Page 12	12.RK3588_DDR Controler
Page 13	13.RK3588_Flash/SD Controller
Page 14	14.RK3588_USB30/USB20_Ctrl
Page 15	15.RK3588_SARADC/1.8V Only GPIO
Page 16	16.RK3588_MIPI Interface
Page 17	17.RK3588_HDMI/eDP Interface
Page 18	18.RK3588_PCIE30/PCIE20/SATA30
Page 19	19.RK3588_1.8V/ 3.3V GPIO
Page 20	20.Power_DC IN
Page 21	21.Audio Codec-ES8316
Page 22	22.Power-PMIC_RK806-1
Page 23	23.Power_Ext Discrete
Page 24	24.PCIE TO RJ45_RTL8125B
Page 25	25.Flash-eMMC Flash
Page 26	26.TF Card
Page 27	27.USB20x2 Double Port
Page 28	28.USB30x2 Double Port
Page 29	29.Type-C Port
Page 30	30.VI-Camera_MIPI-CSI
Page 31	31.VO-HDMI2.1 TX
Page 32	32.DRAM-LPDDR4X_200P_1X32bit
Page 33	33.VO-LCM_MIPI




Mean to Interface  
 Mean to IC





# Power Tree


typec 20v,15v,12v



**Note:**  
With SATA,PCIe, the current is estimated according to the actual number of SATA,PCIe



# Power Sequence




Power Supply	PMIC Channel	Supply Limit	Power Name	Time Slot	Default Voltage	Default ON/OFF	Sleep ON/OFF	Peak Current	Sleep Current
VCC4V0_SYS	RK806-1_BUCK1	6.5A	VDD_GPU_S0	Slot:5	0.75V	ON	OFF	TBD	TBD
VCC4V0_SYS	RK806-1_BUCK2	5A	VDD_CPU_LIT_S0	Slot:3	0.75V	ON	OFF	TBD	TBD
VCC4V0_SYS	RK806-1_BUCK3	5A	VDD_LOG_S0	Slot:2	0.75V	ON	OFF	TBD	TBD
VCC4V0_SYS	RK806-1_BUCK4	3A	VDD_VDENC_S0	Slot:5	0.75V	ON	OFF	TBD	TBD
VCC4V0_SYS	RK806-1_BUCK5	2.5A	VDD_DDR_S0	Slot:2	0.85V	ON	OFF	TBD	TBD
VCC4V0_SYS	RK806-1_BUCK6	2.5A	VDD2_DDR_S3	Slot:4	ADJ FB=0.5V	ON	ON	TBD	TBD
VCC4V0_SYS	RK806-1_BUCK7	2.5A	VCC_2V0_PLDO_S3	Slot:1	2.0V	ON	ON	TBD	TBD
VCC4V0_SYS	RK806-1_BUCK8	2.5A	VCC_3V3_S3	Slot:6	3.3V	ON	ON	TBD	TBD
VCC4V0_SYS	RK806-1_BUCK9	2.5A	VDDQ_DDR_S0	Slot:6	ADJ FB=0.5V	ON	OFF	TBD	TBD
VCC4V0_SYS	RK806-1_BUCK10	2.5A	VCC_1V8_S3	Slot:3	1.8V	ON	ON	TBD	TBD
VCC_2V0_PLDO	RK806-1_PLDO1	0.5A	VCCA_1V8_S0	Slot:3	1.8V	ON	OFF	TBD	TBD
VCC_2V0_PLDO	RK806-1_PLDO2	0.3A	VCC_1V8_S0	Slot:3	1.8V	ON	OFF	TBD	TBD
VCC_2V0_PLDO	RK806-1_PLDO3	0.3A	VDDA_1V2_S0	Slot:4	1.2V	ON	OFF	TBD	TBD
VCC4V0_SYS	RK806-1_PLDO4	0.5A	VCCA_3V3_S0	Slot:6	3.3V	ON	OFF	TBD	TBD
VCC4V0_SYS	RK806-1_PLDO5	0.3A	VCCIO_SD_S0	Slot:6	3.3V	ON	OFF	TBD	TBD
VCC4V0_SYS	RK806-1_PLDO6	0.3A	VCCA1V8_PLDO6_S3	Slot:3	1.8V	ON	ON	TBD	TBD
VCC_1V1_NLDO	RK806-1_NLDO1	0.3A	VDD_0V75_S3	Slot:2	0.75V	ON	ON	TBD	TBD
VCC_1V1_NLDO	RK806-1_NLDO2	0.3A	VDDA_DDR_PLL_S0	Slot:2	0.85V	ON	OFF	TBD	TBD
VCC_1V1_NLDO	RK806-1_NLDO3	0.5A	VDDA_0V75_S0	Slot:2	0.75V	ON	OFF	TBD	TBD
VCC_1V1_NLDO	RK806-1_NLDO4	0.5A	VDDA_0V85_S0	Slot:2	0.85V	ON	OFF	TBD	TBD
VCC_1V1_NLDO	RK806-1_NLDO5	0.3A	VDD_0V75_S0	Slot:2	0.75V	ON	OFF	TBD	TBD
VCC4V0_SYS	BUCK_RK860-2	6A	VDD_CPU_BIG0_S0	Slot:6A	0.75V	ON	OFF	TBD	TBD
VCC4V0_SYS	BUCK_RK860-3	6A	VDD_CPU_BIG1_S0	Slot:6A	0.75V	ON	OFF	TBD	TBD
VCC4V0_SYS	BUCK_RK860-2	6A	VDD_NPU_S0	Slot:6A	0.75V	ON	OFF	TBD	TBD
VCC4V0_SYS	EXT_BUCK	2A	VCC_1V1_NLDO_S3	Slot:1	1.1V	ON	ON	TBD	TBD
VCC4V0_SYS	EXT_BUCK	2A	VDD2L_0V9_DDR_S3	Slot:5	0.9V	ON	ON	TBD	TBD
VCC4V0_SYS	EXT_BUCK	2.5A	VCC_3V3_SD_S0	Slot:6A	3.3V	ON	OFF	TBD	TBD
VCC_3V3_S3	EXT_BUCK	2A	VCC_1V2_CAM_S0	OFF	1.2V	OFF	OFF	TBD	TBD
VCC_3V3_S3	LDO_PT5108	0.5A	VCC_1V8_CAM_S0	OFF	1.8V	OFF	OFF	TBD	TBD
VCC_3V3_S3	LDO_PT5108	0.5A	VCC_2V8_CAM_S0	OFF	2.8V	OFF	OFF	TBD	TBD

## IO Power Domain Map






IO Domain	Pin Num	Support IO Voltage	Supply Power Pin Name	Power Source	IO Operating Voltage
PMUIO1	Pin N28	1.8V Only	PMUIO1_1V8	VCC_1V8_S3	1.8V
PMUIO2	Pin R27 Pin P28	1.8V or 3.3V	PMUIO2_1V8 PMUIO2	VCC_1V8_S3	1.8V
EMMCIO	Pin V26	1.8V Only	EMMCIO_1V8	VCC_1V8_S0	1.8V
VCCIO1	Pin G20	1.8V Only	VCCIO1_1V8	VCC_1V8_S0	1.8V
VCCIO2	Pin AA7 Pin Y7	1.8V or 3.3V	VCCIO2_1V8 VCCIO2	VCC_1V8_S0 VCC_IO_SD	1.8V/3.3V
VCCIO3	Pin Y26	1.8V Only	VCCIO3_1V8	VCC_1V8_S0	1.8V
VCCIO4	Pin H20 Pin H21	1.8V or 3.3V	VCCIO4_1V8 VCCIO4	VCC_1V8_S0 VCC_1V8_S0	1.8V
VCCIO5	Pin W25 Pin W26	1.8V or 3.3V	VCCIO5_1V8 VCCIO5	VCC_1V8_S0 VCC_3V3_S0	3.3V
VCCIO6	Pin AC25 Pin AC26	1.8V or 3.3V	VCCIO6_1V8 VCCIO6	VCC_1V8_S0 VCC_3V3_S0	3.3V





# UART TO USB (DEBUG)



**IR**



Size	Title:	ROCK 5B	REV
A3	Page Name:	05.CONNECT	1.1
Date:	Wednesday, June 29, 2022	Sheet	5 of 33



**PCIE2.0 DATA**  
Impedance 85R

WIFI\_REG\_ON\_H

[15] PCIE20\_1\_TX

[15] PCIE20\_1\_RX

[15] PCIE20\_1\_RX

[15] PCIE20\_1\_RX

---

**PCIE2.0 CLK**  
Impedance 100R







PCIE30x1\_0\_CLKREQn\_M1\_L

PCIE30x1\_0\_WAKEn\_M1\_L




Size	Title:	ROCK 5B	REV
A3	Page Name:	06.PCIE-PCIE2.0_Slot-Ekey	1.1
Date:	Wednesday, June 29, 2022	Sheet	6 of 33


PCIe3.0 x 4 Slot



# HDMI 2.0 RX



HPD:  
Sink Side: Require output, Min 2.4V; Max 5.3V  
Source Side: Require input and Detection.  
Min 2.0V, Max: 5.3V.




Size	Title:	ROCK 5B	REV
A4	Page Name:	08.VI-HDMI2.0 RX	1.1
Date:	Wednesday, June 29, 2022	Sheet	8 of 33




FE1.1s (BC1.2 mode)

Layout checked :  
5V Current --> C15 --> L1 --> C14  
--> C4 --> C10, finally to the pin 20 (VDD5).



Size	Title:	ROCK 5B	REV
A4	Page Name:	09.USB2HUB	1.1
Date:		Wednesday, June 29, 2022	Sheet 9 of 33



Caps should be placed close to the U1000 package

Caps should be placed under the U1000 package

Caps should be placed under the U1000 package


Caps should be placed close to the U1000 package

U1900Z				U1000X				U1000W				U1000Y			
H28	AVSS_1	AVSS_52	AH12	L3	VSS_107	VSS_160	R19	A1	VSS_1	VSS_54	F15	W3	VSS_213	VSS_266	AB18
H31	AVSS_2	AVSS_53	AH15	L6	VSS_108	VSS_161	R20	A11	VSS_2	VSS_55	F16	W6	VSS_214	VSS_267	AB19
J27	AVSS_3	AVSS_54	AH21	L9	VSS_109	VSS_162	R21	A14	VSS_3	VSS_56	F19	W7	VSS_215	VSS_268	AB20
J28	AVSS_4	AVSS_55	AH22	L19	VSS_110	VSS_163	R22	A34	VSS_4	VSS_57	F20	W9	VSS_216	VSS_269	AB21
J29	AVSS_5	AVSS_56	AH23	L20	VSS_111	VSS_164	R23	B6	VSS_5	VSS_58	F21	W10	VSS_217	VSS_270	AB22
J32	AVSS_6	AVSS_57	AJ3	L21	VSS_112	VSS_165	R24	B19	VSS_6	VSS_59	F22	W11	VSS_218	VSS_271	AB23
K26	AVSS_7	AVSS_58	AJ7	L22	VSS_113	VSS_166	R25	B24	VSS_7	VSS_60	F23	W12	VSS_219	VSS_272	AC3
K31	AVSS_8	AVSS_59	AJ8	L25	VSS_114	VSS_167	R26	B27	VSS_8	VSS_61	F31	W15	VSS_220	VSS_273	AC4
K32	AVSS_9	AVSS_60	AJ9	M3	VSS_115	VSS_168	R28	B33	VSS_9	VSS_62	G6	W16	VSS_221	VSS_274	AC4
L31	AVSS_10	AVSS_61	AJ11	M6	VSS_116	VSS_169	R33	C1	VSS_10	VSS_63	G10	W18	VSS_222	VSS_275	AC12
M26	AVSS_11	AVSS_62	AJ15	M14	VSS_117	VSS_170	T6	C5	VSS_11	VSS_64	G15	W19	VSS_223	VSS_276	AC16
M32	AVSS_12	AVSS_63	AJ16	M15	VSS_118	VSS_171	T9	C6	VSS_12	VSS_65	G19	W20	VSS_224	VSS_277	AC20
N32	AVSS_13	AVSS_64	AJ18	M18	VSS_119	VSS_172	T13	C7	VSS_13	VSS_66	G21	W23	VSS_225	VSS_278	AC21
N52	AVSS_14	AVSS_65	AJ21	M20	VSS_120	VSS_173	T9	C7	VSS_14	VSS_67	G21	W23	VSS_226	VSS_279	AC21
AA10	AVSS_15	AVSS_66	AJ22	M22	VSS_121	VSS_174	T15	C9	VSS_15	VSS_68	G25	W27	VSS_227	VSS_280	AC27
AB6	AVSS_16	AVSS_67	AJ23	M25	VSS_122	VSS_175	T18	C10	VSS_16	VSS_69	G32	Y3	VSS_228	VSS_281	AD11
AB7	AVSS_17	AVSS_68	AK4	N3	VSS_123	VSS_176	T19	C11	VSS_17	VSS_70	H3	Y5	VSS_229	VSS_282	AD12
AB8	AVSS_18	AVSS_69	AK7	N6	VSS_124	VSS_177	T20	C12	VSS_18	VSS_71	H6	Y6	VSS_230	VSS_283	AD16
AB10	AVSS_19	AVSS_70	AK7	N9	VSS_125	VSS_178	T23	C13	VSS_19	VSS_72	H10	Y8	VSS_231	VSS_284	AD20
AC5	AVSS_20	AVSS_71	AK10	N11	VSS_126	VSS_179	T24	C14	VSS_20	VSS_73	H12	Y9	VSS_232	VSS_285	AD21
AC8	AVSS_21	AVSS_72	AK11	N14	VSS_127	VSS_180	T25	C15	VSS_21	VSS_74	H14	Y10	VSS_233	VSS_286	AD24
AC10	AVSS_22	AVSS_73	AK12	N15	VSS_128	VSS_181	T26	C16	VSS_22	VSS_75	H19	Y11	VSS_234	VSS_287	AD25
AD5	AVSS_23	AVSS_74	AK13	N18	VSS_129	VSS_182	T27	C17	VSS_23	VSS_76	H22	Y12	VSS_235	VSS_288	AD26
AD8	AVSS_24	AVSS_75	AK14	N20	VSS_130	VSS_183	T27	C18	VSS_24	VSS_77	H29	Y13	VSS_236	VSS_289	AE3
AD10	AVSS_25	AVSS_76	AK23	N22	VSS_131	VSS_184	U3	C20	VSS_25	VSS_78	H26	Y14	VSS_237	VSS_290	AE11
AE6	AVSS_26	AVSS_77	AL3	N25	VSS_132	VSS_185	U12	C21	VSS_26	VSS_79	J3	Y15	VSS_238	VSS_291	AE12
AE7	AVSS_27	AVSS_78	AL4	N26	VSS_133	VSS_186	U13	C22	VSS_27	VSS_80	J4	Y16	VSS_239	VSS_292	AE13
AF4	AVSS_28	AVSS_79	AL5	N29	VSS_134	VSS_187	U13	C23	VSS_28	VSS_81	J5	Y17	VSS_240	VSS_293	AE14
AF7	AVSS_29	AVSS_80	AL11	P1	VSS_135	VSS_188	U16	C26	VSS_29	VSS_82	Y18	Y18	VSS_241	VSS_294	AE15
AF8	AVSS_30	AVSS_81	AL13	P3	VSS_136	VSS_189	U17	C28	VSS_30	VSS_83	Y19	Y19	VSS_242	VSS_295	AE16
AF8	AVSS_31	AVSS_82	AL23	P6	VSS_137	VSS_190	U20	C30	VSS_31	VSS_84	J11	Y20	VSS_243	VSS_296	AE18
AF11	AVSS_32	AVSS_83	AM4	P8	VSS_138	VSS_191	U23	C32	VSS_32	VSS_85	J12	Y23	VSS_244	VSS_298	AE19
AF12	AVSS_33	AVSS_84	AM4	P9	VSS_139	VSS_192	U23	AM8	VSS_33	VSS_86	J13	Y24	VSS_245	VSS_298	AE20
AF13	AVSS_34	AVSS_85	AM9	P11	VSS_140	VSS_193	U30	D3	VSS_34	VSS_87	J14	Y28	VSS_246	VSS_299	AE21
AF14	AVSS_35	AVSS_86	AM18	P14	VSS_141	VSS_194	U31	D24	VSS_35	VSS_88	J15	AA3	VSS_247	VSS_300	AE24
AF15	AVSS_36	AVSS_87	AM20	P15	VSS_142	VSS_195	U34	D31	VSS_36	VSS_89	J16	AA6	VSS_248	VSS_301	AF26
AF16	AVSS_37	AVSS_88	AM22	P18	VSS_143	VSS_196	U37	E3	VSS_37	VSS_90	J18	AA11	VSS_249	VSS_302	AF27
AF21	AVSS_38	AVSS_89	AM23	P18	VSS_144	VSS_197	V4	E8	VSS_38	VSS_91	J19	AA16	VSS_250	VSS_303	AF28
AG3	AVSS_39	AVSS_90	AM24	P20	VSS_145	VSS_198	V5	E8	VSS_39	VSS_92	J20	AA17	VSS_251	VSS_304	AF25
AG6	AVSS_40	AVSS_91	AM26	P21	VSS_146	VSS_199	V8	E12	VSS_40	VSS_93	J21	AA18	VSS_252	VSS_305	AF27
AG7	AVSS_41	AVSS_92	AM28	P22	VSS_147	VSS_200	V9	E18	VSS_41	VSS_94	J22	AA19	VSS_253	VSS_306	AF28
AG10	AVSS_42	AVSS_93	AN7	P25	VSS_148	VSS_201	V9	G23	VSS_42	VSS_95	J23	AA20	VSS_254	VSS_307	AF29
AG12	AVSS_43	AVSS_94	AN12	P26	VSS_149	VSS_202	V11	E22	VSS_43	VSS_96	J24	AA21	VSS_255	VSS_308	AF30
AG15	AVSS_44	AVSS_95	AN23	P34	VSS_150	VSS_203	V15	E23	VSS_44	VSS_97	J25	AA22	VSS_256	VSS_309	AF31
AG18	AVSS_45	AVSS_96	AN31	R3	VSS_151	VSS_204	V18	E32	VSS_45	VSS_98	K3	AA23	VSS_257	VSS_310	AF32
AG21	AVSS_46	AVSS_97	AP1	R5	VSS_152	VSS_205	V19	F3	VSS_46	VSS_99	K6	AA24	VSS_258	VSS_311	AG30
AG22	AVSS_47	AVSS_98	AP1	R8	VSS_153	VSS_206	V19	F3	VSS_47	VSS_100	K9	AA31	VSS_259	VSS_312	AG30
AH4	AVSS_48	AVSS_99	AP23	R9	VSS_154	VSS_207	V24	F9	VSS_48	VSS_101	K9	AB3	VSS_260	VSS_313	AK28
AH8	AVSS_49	AVSS_100	AP34	R11	VSS_155	VSS_208	V25	F10	VSS_49	VSS_102	K18	AB5	VSS_261	VSS_314	AK29
AVSS_50	AVSS_50	AVSS_101		R13	VSS_156	VSS_209	V27	F11	VSS_50	VSS_103	K21	AB11	VSS_262	VSS_315	AL25
AVSS_51	AVSS_51	AVSS_101		R15	VSS_157	VSS_210	V30	F13	VSS_51	VSS_104	K22	AB16	VSS_263	VSS_316	AM30
				R18	VSS_158	VSS_211	W2	F14	VSS_52	VSS_105	L1	AB16	VSS_264	VSS_317	
					VSS_159	VSS_212			VSS_53	VSS_106			VSS_265	VSS_317	








# RK3588\_E (OSC/PLL/PMUIO1/2)

**Note:**  
The CL is the load capacitance of the crystal that is recommended by the crystal vendors to obtain target clock frequency.  
 $CL = (CL1 + CL2) / ((CL1 + CL2) + PCB\ strays)$  Total CL < 12pF



# RK3588\_F (PMUIO2)







# RK3588\_C (EMMCIO Domain)

U1000C


## EMMCIO Domain

Operating Voltage=1.8V

FSPI_D0_M0	/	EMMC_D0	/	GPIO2_D0_u	Y33
FSPI_D1_M0	/	EMMC_D1	/	GPIO2_D1_u	W33
FSPI_D2_M0	/	EMMC_D2	/	GPIO2_D2_u	V32
FSPI_D3_M0	/	EMMC_D3	/	GPIO2_D3_u	AA33
UART5_RX_M2	/	I2C1_SCL_M3	/	EMMC_D4	Y32
UART5_TX_M2	/	I2C1_SDA_M3	/	EMMC_D5	AA32
FSPI_CS0N_M0	/	EMMC_D6	/	GPIO2_D6_u	W32
FSPI_CS1N_M0	/	EMMC_D7	/	GPIO2_D7_u	V33
FSPI_CLK_M0	/	EMMC_CMD	/	GPIO2_A0_u	W34
UART5_CTSN_M1	/	I2C2_SDA_M2	/	EMMC_DATA_STROBE	V34
UART5_RTSN_M1	/	I2C2_SCL_M2	/	EMMC_RSTN	Y34
			/	GPIO2_A3_d	AA34



EMMCIO\_1V8



RK3588-Socket

# RK3588\_D (VCCIO2 Domain)

U1000D


## VCCIO2 Domain

Operating Voltage=1.8V/3.3V


PWM8_M1	/	I2C3_SCL_M4	/	PDML_SDI3_M0	/	JTAG_TCK_M1	/	UART2_TX_M1	/	SDMMC_D0	/	GPIO4_D0_u	AD2
PWM9_M1	/	I2C3_SDA_M4	/	PDML_SDI2_M0	/	JTAG_TMS_M1	/	UART2_RX_M1	/	SDMMC_D1	/	GPIO4_D1_u	AD1
			/		/	JTAG_TCK_M0	/	UART5_CTSN_M0	/	SDMMC_D2	/	GPIO4_D2_u	AF2
PWM10_M1	/	I2C8_SDA_M0	/	PDML_SDI0_M0	/	JTAG_TMS_M0	/	UART5_RTSN_M0	/	SDMMC_D3	/	GPIO4_D3_u	AF1
PWM7_IR_M1	/	CAN0_TX_M1	/	PDML_CLK1_M0	/	MCU_JTAG_TCK_M0	/	UART5_RX_M0	/	SDMMC_CMD	/	GPIO4_D4_u	AE2
TEST_CLKOUT_M0	/	CAN0_RX_M1	/	PDML_CLK0_M0	/	MCU_JTAG_TMS_M0	/	UART5_TX_M0	/	SDMMC_CLK	/	GPIO4_D5_d	AE1



VCCIO2\_1V8



VCCIO2




RK3588-Socket



Size	Title:	ROCK 5B	REV
A4	Page Name:	13.RK3588_Flash/SD Controller	1.1
Date:	Wednesday, June 29, 2022	Sheet	13 of 33

# RK3588\_M (TYPE-C/DP)

U1000M




## USB30/DP1.4 Alt Mode Configuration

Option1	DP x4Lane	DP_TX_Lane0-3
Option2	USB30 x4Lane	DP_TX_Lane0-3
Option3	USB30X2Lane+DPX2Lane	USB30: Lane0 Lane1 DP: Lane2 Lane3
Option4	USB30X2Lane+DPX2Lane	USB30: Lane2 Lane3 DP: Lane0 Lane1

# RK3588\_L (USB2.0 HOST/OTG)


U1000L




**Note:**  
 The USB20 VBUSDET pin internal has a pull-down resistance(40K ohm) to ground,The resistance creates a voltage with the external series 30K ohm resistor.The VBUSDETPin voltage range <=3.3V.




# RK3588\_G (VCCIO1 Domain)



# RK3588\_H (VCCIO3 Domain)



# RK3588 U (SARADC/OTP)



## BOOT MODE CONFIG

TABLE 1


Item	Rup	Rdown	ADC	VOL	BOOT MODE
LEVEL1	DNP	100K	0	0V	USB (Maskrom mode)
LEVEL2	100K	20K	682	0.3V	SD Card-USB
LEVEL3	100K	51K	1365	0.6V	EMMC-USB
LEVEL4	100K	100K	2047	0.9V	FSPI M0-USB
LEVEL5	100K	200K	2730	1.2V	FSPI M1-USB
LEVEL6	100K	499K	3412	1.5V	FSPI M2-USB
LEVEL7	100K	DNP	4095	1.8V	FSPI M2-FSPI M1-FSPI M0-EMMC-SD Card-USB

## BOARD ID CONFIG


TABLE 2

Item	Rup	Rdown	ADC	VOL	VERSION
LEVEL1	DNP	100K	0	0V	A
LEVEL2	100K	20K	682	0.3V	B
LEVEL3	100K	51K	1365	0.6V	C
LEVEL4	100K	100K	2047	0.9V	D
LEVEL5	100K	200K	2730	1.2V	E
LEVEL6	100K	499K	3412	1.5V	F
LEVEL7	100K	DNP	4095	1.8V	H

# RK3588\_Q/R (MIPI D/C\_PHY0/1)




U1000R



**Note:**  
 These Caps should be placed under the U1000 package.

# RK3588\_P (MIPI CSI\_RX\_PHY)



## MIPI CSI\_RX Configuration

Option1	Sensor1 x4Lane	MIPI_CSI_RX_D0-3 MIPI_CSI_RX_CLK0
Option2	Sensor1 x2Lane + Sensor2 x2Lane	MIPI_CSI_RX_D0-1 MIPI_CSI_RX_CLK0  MIPI_CSI_RX_D2-3 MIPI_CSI_RX_CLK1

**Note:**  
 When in single clock lane mode, CLK0P/0N is the clock lane from Data lane0 to Data lane3, but clock lane1 is invalid; In dual clock lanes mode, CLK0P/0N is the clock lane of Data lane0 and Data lane1, while CLK1P/1N is the clock lane of Data lane2 and Data lane3.

**Note:**  
 The Caps to the left of green line should be placed under the U1000 package. Other caps should be placed close to the U1000 package.

**Note:**  
 Merge the two mipi csi's power need 1X105+1X104 cap.

radxa

Size	Title	ROCK 5B	REV
Custom Page Name	16.RK3588_MIPI Interface		1.1
Date	Wednesday, June 29, 2022	Sheet	16 of 33




# RK3588\_S (HDMI2.1 TX)

U1000S


## HDMI TX/eDP MUX Port0

HDMI: V2.1 12Gbps  
eDP: V1.3 5.4Gbps



## HDMI TX/eDP MUX Port1

HDMI: V2.1 12Gbps  
eDP: V1.3 5.4Gbps




RK3588-Socket

# RK3588 T (HDMI20 RX)


U1000T

## HDMI RX

HDMI: V2.0




RK3588-Socket




# RK3588\_N (PCIE20)

CLK Differential Pair:  
100 Ohm ± 10 %  
DATA Differential Pair:  
PCIE20: 85 Ohm ± 10 %  
SATA30: 100 Ohm ± 10 %  
USB30: 90ohm ± 10 %



PCIE30\_PORT0 + PCIE30X4\_CTL--- MKEY  
PCIE20\_0 + PCIE1X\_0CTL--- RTL8125B  
PCIE20\_1 + PCIE20\_1\_2CTL --- EKEY  
PCIE20\_2 + XXXCC --- USB3.0

# RK3588\_O (PCIE30)







**Note:**  
The Caps to the left of green line should be placed under the U1000 package. Other caps should be placed close to the U1000 package.

**Note:**  
Merge the two mipi csi's power need 1X105+1X104 cap.

		<b>radxa</b>	
Size	Title:	ROCK 5B	
A3	Page Name:	18.RK3588_PCIE30/PCIE20/SATA30	
Date:	Wednesday, June 29, 2022	Sheet	18 of 33







**FAN\_POWER**



Size	Title:	ROCK 5B	REV
A3	Page Name:	20.Power_DC IN	1.1
Date:	Wednesday, June 29, 2022	Sheet	20 of 33

# CODEC ES8316



# PMIC RK806-1 BUCK

- PMIC\_SPL\_CS
- PMIC\_SPL\_MOSI
- PMIC\_SPL\_CLK
- PMIC\_PWR\_CTRL1
- PMIC\_PWR\_CTRL2
- PMIC\_PWR\_CTRL3
- PMIC\_INT\_L
- RESET\_L
- PMIC\_EXT\_EN\_OUT
- PWRON\_L



**VCC4V0\_SYS**

**IF TVS UNMOUNTED, ESD OR SURGE SHOULD BE DAMAGE THE PMIC!!!**


This device must be mounted. Replacing TVS mode is not recommended, if must, please choose the same specification:  
 Operating Supply Voltage: +1.5V(±2.5%)  
 PeakPulse Current: >10A(tpe8/20us)  
 Surge Clamping Voltage: <6.5V

**DO NOT DELETE IT!**

LPDDR4/4x=1.1V	120K
LPDDR5=1.05V	110K

LPDDR4/4x=0.6V	20K	100K
LPDDR5=0.5V	0R	DNP


# PMIC RK806-1 Management




# PMIC RK806-1 LDO




## VDD\_CPU\_BIG0







## VDD\_CPU\_BIG1



## VDD\_NPU





## VCC\_1V1\_NLDO\_S3



radxa

Size	Title:	ROCK 5B	REV
A3	Page Name:	23.Power_Ext Discrete	1.1
Date:	Wednesday, June 29, 2022	Sheet	23 of 33

**RTL8125B(S)\_BG 0.95V  
RTL8111K 1.0V**



**PCIE2\_0 DATA Impedance 85R**






PCIE2_0_TX_C_DP	100R	PCIE2_0_TXP
PCIE2_0_TXN	100R	PCIE2_0_TXN
PCIE2_0_RXP	100R	PCIE2_0_RXP
PCIE2_0_RXN	100R	PCIE2_0_RXN

**PCIE2\_0 CLK Impedance 100R**

PCIE2_0_REFCLK0_DP	100R	PCIE2_0_REFCLK0P
PCIE2_0_REFCLK0_N	100R	PCIE2_0_REFCLK0N

**PCIE2\_0 REFCLK0 DP**



PCIE2_0_REFCLK0P	100R	PCIE2_0_REFCLK0P
PCIE2_0_REFCLK0N	100R	PCIE2_0_REFCLK0N









# eMMC FLASH

Default: 7.2mA






Size	Title: ROCK 5B	REV
A	Page Name: 25.Flash-eMMC Flash	1.1
Date: Wednesday, June 29, 2022	Sheet 25 of 33	

# TF CARD



Close to MicroSD Card




J10  
TFP09-2-12B  
TF-9P

MicroSD Card





Size	Title: ROCK 5B	REV
A4	Page Name: 26.TF Card	1.1
Date: Wednesday, June 29, 2022	Sheet 26 of 33	

# USB2.0



## USB Impedance 90R





$$I_{lim} (A) = 6800 / R_{set} (ohm)$$





Size	Title: ROCK 5B	REV
A4	Page Name: 27.USB20x2 Double Port	1.1
Date: Wednesday, June 29, 2022	Sheet 27 of 33	

# USB3.0 HOST PORT




## USB Impedance 90R








Size	Title: <b>ROCK 5B</b>	REV
A4	Page Name: <b>28.USB30x2 Double Port</b>	1.1
Date: <b>Wednesday, June 29, 2022</b>	Sheet <b>28</b> of <b>33</b>	

# Type-C PORT

U2600  
ESD73034D  
SON10\_2R50X1R00X0R50



U2601  
ESD73034D  
SON10\_2R50X1R00X0R50



Radxa logo and project information:


Size: A4  
 Title: ROCK 5B  
 Page Name: 29.Type-C Port  
 Date: Wednesday, June 29, 2022  
 Sheet 29 of 33  
 REV: 1.1

# CAM

FH35C\_31P\_0\_6SHW

J5002

30PIN\_FPC\_0.5




IMX334:  
 AVDD=2.8V-3.0V; I=97mA  
 DVDD=1.1V-1.3V; I=405mA  
 DOVDD=1.7V-1.9V; I=1mA

**Note:**

As below pin is for Array-MIC board

Pin39:I2C\_SCL; Pin40:I2C\_SDA;  
 Pin45:PWREN; Pin49:PDM\_SDI0;  
 Pin50:PDM\_SDI1; Pin51:PDM\_CLK1;  
 Pin52:PDM\_CLK0; Pin65:PDM\_SDI2;  
 Pin66:PDM\_SDI3










Size	Title: ROCK 5B	REV
A4	Page Name: 30.VI-Camera_MIPI-CSI	1.1
Date: Wednesday, June 29, 2022	Sheet 30 of 33	


# HDMI TX0









## HDMI TX eARC





# HDMI TX1



## HDMI TX eARC




**LPDDR4/4X**





DR\_CH0\_LP44X\_CKE0LP5\_CS0\_A << R38011 2 49.9R 1% DDR\_CH0\_LP44X\_CKE0\_A  
 DR\_CH0\_LP44X\_CKE1LP5\_CS1\_A << R38021 2 49.9R 1% DDR\_CH0\_LP44X\_CKE1\_A  
 DR\_CH0\_LP44X\_CKE0LP5\_CS0\_B << R38041 2 49.9R 1% DDR\_CH0\_LP44X\_CKE0\_B  
 DR\_CH0\_LP44X\_CKE1LP5\_CS1\_B << R38051 2 49.9R 1% DDR\_CH0\_LP44X\_CKE1\_B

Close to LPDDR4/4x Pin

**Impedance**  
 DQ, DM 40R  
 ADD 40R  
 CKE 50R  
 DIFF 80-90R



Sequence: VDD1-VDD2-VDDQ  
 VDD1: 1.70-1.95 1.70-1.95  
 VDD2: 1.06-1.17 1.06-1.17  
 VDDQ: 1.06-1.17 0.57-0.65





DR\_CH1\_LP44X\_CKE0LP5\_CS0\_C << R38121 2 49.9R 1% DDR\_CH1\_LP44X\_CKE0\_C  
 DR\_CH1\_LP44X\_CKE1LP5\_CS1\_C << R38131 2 49.9R 1% DDR\_CH1\_LP44X\_CKE1\_C  
 DR\_CH1\_LP44X\_CKE0LP5\_CS0\_D << R38141 2 49.9R 1% DDR\_CH1\_LP44X\_CKE0\_D  
 DR\_CH1\_LP44X\_CKE1LP5\_CS1\_D << R38151 2 49.9R 1% DDR\_CH1\_LP44X\_CKE1\_D

Close to LPDDR4/4x Pin


Size	Title	ROCK S5	REV
Customer Name	32 DRAM-LPDDR4X_200P_1X32bit		1.1
Date	Wednesday, June 29, 2022	Sheet	32 of 33



# MIPI DPHY1 TX




**Note:**  
Mipi lcd and edp lcd can't be used at the same time.



# LCD

RT9293B: L5000=22UH  
MP3302 : L5000=4.7UH  
ET21637: L5000=10UH R5004=NC



**MIPI FPC Pin List**

Pin1	: GND
Pin2	: DON
Pin3	: DOP
Pin4	: GND
Pin5	: DIN
Pin6	: DIP
Pin7	: GND
Pin8	: CLKN
Pin9	: CLKP
Pin10	: GND
Pin11	: D2N
Pin12	: D2P
Pin13	: GND
Pin14	: D3N
Pin15	: D3P
Pin16	: GND
Pin17	: LCD_PWM_BL (3.3V)
Pin18	: NO USE
Pin19	: VCC_LCD (3.3V)
Pin20	: LCD_RST 0.3V
Pin21	: HW ID
Pin22	: LCD_BL_EN (1.8V/3.3V)
Pin23	: TP_I2C_SCL (3.3V)
Pin24	: TP_I2C_SDA (3.3V)
Pin25	: TP_INT (3.3V)
Pin26	: TP_RST (3.3V)
Pin27	: GND
Pin28	: 5V0
Pin29	: 5V0
Pin30	: 5V0

Size	Title: ROCK 5B	REV
A3	Page Name: 33.VO-LCM_MIPI	1.1
Date: Wednesday, June 29, 2022	Sheet 33 of 33	